shishantbiswas/c3c
1
1
Fork 0
mirror of https://github.com/c3lang/c3c.git synced 2026-02-27 12:01:16 +00:00
Code Issues Packages Projects Releases Wiki Activity

Add RISC-V block asm support

Browse Source
This commit is contained in:
Chuck Benedict
2024-08-20 12:43:55 -07:00
committed by Christoffer Lerno
parent d32861193b
commit 05ab0707fc
18 changed files with 749 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
resources/examples/embedded/riscv-qemu/Makefile
View File

@@ -3,7 +3,7 @@ SRCS_C3 := $(wildcard *.c3)
default: hello.elf
hello.a: $(SRCS_C3)
$(C3C_PATH)c3c --use-stdlib=no --no-entry --target elf-riscv32 static-lib $(SRCS_C3)
$(C3C_PATH)c3c -g --use-stdlib=no --no-entry --target elf-riscv32 static-lib $(SRCS_C3)
start.o: start.s
riscv64-unknown-elf-as -g -march=rv32i -mabi=ilp32 -misa-spec=20191213 -o start.o start.s