shishantbiswas/c3c
1
1
Fork 0
mirror of https://github.com/c3lang/c3c.git synced 2026-02-27 12:01:16 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
a6d33ec4af54aa681b4db2c7d3701fd7eeb96ced
c3c/resources/examples/embedded/riscv-qemu
History
Christoffer Lerno fbac2d6df3 Formatting updates.
2025-03-03 00:32:20 +01:00
..
baremetal.ld
Add Riscv Example (#1268)
2024-07-31 14:43:47 +02:00
hello.c3
Formatting updates.
2025-03-03 00:32:20 +01:00
Makefile
Add RISC-V block asm support
2024-08-20 22:42:38 +02:00
README.md
Add Riscv Example (#1268)
2024-07-31 14:43:47 +02:00
semihost.c3
Formatting updates.
2025-03-03 00:32:20 +01:00
start.s
Add Riscv Example (#1268)
2024-07-31 14:43:47 +02:00
uart.c3
Formatting updates.
2025-03-03 00:32:20 +01:00

README.md

Risc-V 32 Embedded Example With QEMU

Prereqs

  • QEMU
  • Risc-V toolchain
  • C3C
  • Make

Running

make run